This study proposes and demonstrates a silicon-oxide-nitride-oxide-silicon (SONOS)-type memory device based on a high-k dielectric praseodymium oxide (Pr 2 O 3 ) trapping layer. In the proposed design, channel hot electron injection programming and band-to-band hot-hole injection erasing allow highly efficient two-bit and four-level device operation. The proposed design also has a total memory window of 5 V, a ten-year V t retention window larger than 0.8 V between adjacent levels, and enough memory window for 10 5 programming/erasing cycles of endurance. The proposed SONOS-type Pr 2 O 3 trapping layer flash memory exhibits large memory windows, high program/ erase speed, good endurance, and good disturbance characteristics.
I. INTRODUCTION
Conventional floating gate (FG) memory devices encounter problems with scaling down because they use a thick tunneling oxide to guarantee a long charge retention time for continuous charge storage.
1 Upon scaling the tunneling oxide thickness down, the FG easily loses charge due to defect generation caused by program/erase cycles or direct current tunneling. 2 According to the International Technology Roadmap for Semiconductors (ITRS), there are critical limitations for aggressively scaling down conventional nonvolatile floating gate memories below the 50 nm node. 3 A silicon-oxide-nitride-oxide-silicon (SONOS) structure for charging devices has recently become attractive because it does not have a planar scaling problem for floating gate isolation and shows great potential for achieving high program/ erase speed, low programming voltage, and low power performance. 4 However, issues such as erase saturation and vertical stored charge migration remain a problem for SONOS memory. 5, 6 Many recent studies present different types of high-k trapping layers as potential candidates for replacing Si 3 N 4 to provide charge storage in nonvolatile memory. [6] [7] [8] [9] [10] Based on discrete storage nodes, SONOS-type flash memory has great potential to achieve high program/ erase speed, low programming voltage, low power performance, a large memory window, excellent retention, and good endurance.
Rare earth oxides such as Pr 2 O 3 are attractive candidates for trapping layers in memory devices due to their thermodynamic stability, high dielectric constant, proper conduction, valence band offset with silicon, low lattice mismatch with silicon, and excellent electrical properties. [11] [12] [13] [14] High trapping state densities can improve the charge-trapping efficiency and, ultimately, achieve a larger operation window. This makes it possible to further reduce the operation voltage and potentially improve memory device scaling.
The experiment in this study fabricated a high performance nonvolatile memory with a high-k material praseodymium oxide (Pr 2 O 3 ) charge-trapping layer. The proposed design has good characteristics in terms of a considerably large memory window, high speed program/erase, good endurance, and good disturbance for two-bit and four-level device operation.
II. EXPERIMENT
Figure 1 schematically depicts the device structure and process flow of the proposed flash memory. The fabrication process of the praseodymium oxide memory devices began with a local oxidation of silicon (LOCOS) 15 isolation process on p-type, 5 -10 X cm, (100) 150 mm silicon substrates. First, a 3-nm-thick tunnel oxide was thermally grown at 1000 C in a vertical furnace system. A praseodymium oxide layer was then deposited by the E-gun method 16 with praseodymium oxide targets. The samples then went through rapid thermal annealing (RTA) treatment in N 2 O ambient at 900 C for 1 min. A blocking oxide approximately 10-nm-thick was then deposited by high-density plasma chemical vapor deposition (HDPCVD) 17 followed by a 1 min, 900 C N 2 densification process. A 200-nm-thick poly-Si layer was then deposited by low pressure chemical vapor deposition (LPCVD) 18 to serve as the gate electrode. The gate electrode was patterned and the source/drain (S/D) and gate were doped with self-aligned phosphorous ion implantation at a dosage and energy of 5 
III. RESULTS AND DISCUSSION
The proposed Pr 2 O 3 trapping layer flash memory employs channel hot-electron injection and band-to-band hot-hole injection for programming and erasing, respectively. 19 All devices described in this paper had dimensions of L/W ¼ 2/2 lm. Figure 2 shows the program characteristics as a function of pulse width for different operation conditions. Both source and substrate terminals were biased at 0 V. The "V t shift" is defined as the threshold voltage change of a device between the programmed and the erased states. With V d ¼ V g ¼ 10 V, relatively high speed (10 ls) programming performance can be achieved with a memory window of approximately 2.5 V. Figure 3 plots the erase characteristics as a function of various operation voltages. The devices were programmed with a 3 V memory window and erased. Excellent erase speeds of various V g (from À5 to À7 V) and V d ¼ 9 V were obtained. More importantly, there was no significant over-erase issue. This is because band-to-band hot hole erasing decreases the vertical electric field by decreasing trapped electrons in the trapping layer, and significantly reduces the hole injection into the trapping layer. Based on the discrete charge storage of the Pr 2 O 3 trapping layer, the proper bias scheme can feasibly achieve 2-bit operation. 20 Forward and reverse reads can detect the information stored in the programmed Bit 1 and Bit 2, respectively. This means that it is possible to program Bit 1 and read the information using a reverse read scheme.
21 Figure 4 shows the four-level threshold voltage (V th ) distribution of multilevel programming wherein a sharp V th distribution can achieve reliable operation. The V th distribution reveals that the proposed Pr 2 O 3 trapping layer is uniform. The V th distribution between adjacent bits still has a memory window larger than 1 V to detect the information. This demonstrates the feasibility of performing four-level operation with the proposed Pr 2 O 3 trapping layer memory through a reverse read scheme in a single cell. Moreover, the V th distribution range becomes fatter and less sharp. This is due to increased programming voltage, longer time, and broader channel hot electron distribution range. Thus, 4-level operation adopts a low voltage for sharp V th distribution, but requires a memory window larger than 0.8 V to detect the information. Figure 5 illustrates the retention characteristics for four-level operation at room temperature. These results show that the retention time of the memory with a Pr 2 O 3 trapping layer can be up to 10 4 s for 15% and 8 s for 35% charge loss at room temperature. The memory window for level-to-level still has a memory window larger than 0.8 V and can detect information for up to 10 8 s. Figure 6 shows the endurance characteristics for fourlevel operation after 10 4 P/E cycles. Slight memory window narrowing is apparent, and the individual threshold voltage shifts in the program and erase states become visible after 10 3 cycles. This indicates the formation of operation-induced trapped electrons 22 in the tunneling oxide or a mismatch between the localized spatial distributions for injected electron and holes using channel hot-electron programming and band-to-band hot-hole erasing. The uncompensated electron resulting from residual charges in the Pr 2 O 3 trapping layer subsequently causes the V t to increase gradually over the P/E cycling. Even the four-level operation has a sufficient memory window (>0.8 V) to detect information up to 10 4 P/E cycles. Figure 7 shows the programming drain disturbance of the proposed Pr 2 O 3 flash memory. Three different drain voltages (V d ¼ 5, 7, and 9 V) were applied to the programming drain disturbance measurements at room temperature. Results show that a sufficient programming drain disturbance margin exists (DV t < 0.5 V) after programming at a value for V d of 9 V at room temperature. Figure 8 
IV. CONCLUSION
This study investigates the effect of memory on the performance of a Pr 2 O 3 SONOS-type flash memory device. The proposed design has good characteristics in terms of large memory windows, high speed program/erase, excellent endurance, and good retention for two-bit/four level operation. Hence, Pr 2 O 3 may be a candidate material for the trapping layers of a SONOS-type memory device.
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